


Accepted Manuscript

A scalable and accurate distributed traffic generator with Fourier transformed distribution over multiple commodity platforms

Ching-Hao Chang, Ying-Dar Lin, Yu-Kuen Lai, Yuan-Cheng Lai



PII: S1084-8045(19)30225-5

DOI: <https://doi.org/10.1016/j.jnca.2019.07.001>

Reference: YJNCA 2400

To appear in: *Journal of Network and Computer Applications*

Received Date: 15 November 2018

Revised Date: 1 May 2019

Accepted Date: 2 July 2019

Please cite this article as: Chang, C.-H., Lin, Y.-D., Lai, Y.-K., Lai, Y.-C., A scalable and accurate distributed traffic generator with Fourier transformed distribution over multiple commodity platforms, *Journal of Network and Computer Applications* (2019), doi: <https://doi.org/10.1016/j.jnca.2019.07.001>.

This is a PDF file of an unedited manuscript that has been accepted for publication. As a service to our customers we are providing this early version of the manuscript. The manuscript will undergo copyediting, typesetting, and review of the resulting proof before it is published in its final form. Please note that during the production process errors may be discovered which could affect the content, and all legal disclaimers that apply to the journal pertain.

A Scalable and Accurate Distributed Traffic Generator with Fourier Transformed Distribution over Multiple Commodity Platforms

Ching-Hao Chang^a, Ying-Dar Lin^a, Yu-Kuen Lai^b, Yuan-Cheng Lai^c

^a*Department of Computer Science, National Chiao Tung University, Hsinchu County 300, Taiwan*

^b*Department of Electrical Engineerin, Chung Yuan Christian University, Taoyuan City 320, Taiwan*

^c*Department of Information Management, National Taiwan University of Science and Technology, Taipei County 106, Taiwan*

Abstract

The rapid growth of high-speed computer networks poses a challenge in the design of testing and verification equipment. The hardware-based packet generators that are often used in the verification process are accurate but costly. Software-based packet generators, on the other hand, are relatively low-cost but have a limited performance with low accuracy. This paper proposes a Fourier-based profile decomposition and formulation methodology for a distributed packet generating system, featuring good horizontal scalability and high accuracy. Different from traditional software-based packet generators, this proposed system extracts the traffic components from a specific traffic distribution applying Fourier transformation to generate traffic components. These traffic components are distributed to one or more worker nodes for packet generation, and thus achieving higher aggregated traffic rate in any given distribution. The system design is based on the Data Plane Development Kits (DPDK) framework to maximize the traffic generation performance. The accuracy and performance of the proposed system scale according to the number of worker nodes used. Currently, with multiple CPU cores and five workers, the proposed system can generate aggregated traffic of more than 40 Gbps in a Poisson distribution.

Keywords: Packet Generator, DPDK, Fourier Transformation, Commercial off-the-shelf Packet Generator.

1. Introduction

The latest trend in network bandwidth is shifting from 1 Gbps towards 10 Gbps in access networks and is rapidly moving toward 100 Gbps and beyond in the core networks and data centers.

According to the timeline provided by the IEEE P802.3cd Task Force [3], the standard of the optical and electrical signaling of 50 Gbps for both 200 Gbps and 400 Gbps [4] transmission rates is scheduled to be released by the end of 2018. As the development of new testing tools often lags behind, there is a strong demand for measurement tools and testing instruments that can provide an accurate evaluation of the performance of network equipment [14] while satisfying the growing demand of increasing bandwidths.

Packet generators, commonly used to generate synthetic traffic for performance evaluation on network equipment, are implemented for both hardware and software platforms. Hardware-based packet generators are built with specific ASIC chips where precision and performance are optimized, but it has a high price and limited flexibility. Commonly seen models of hardware-based packet generators are manufactured by Spirent [7], IXIA [5] and XENA [10]. Hardware-based packet generators are designed to generate predefined packet streams and perform network device validation according to RFC2544 [20]. Software-based packet generators, on the other hand, are accessible and have a much lower cost. Most of the software-based packet generators are open-source and can be readily downloaded, built and executed on commodity personal computers and servers [36]. Nevertheless, the accuracy of software-based packet generators is often not good enough, especially when conducting experiments that require the generation of a high packet rate and achieving accurate traffic profiles [19].

1.1. Motivation

It is known that the performance of state-of-the-art software-based packet generators has improved in various ways [32]. For example, Pktgen [28], a packet generator that runs in the kernel-space instead of userspace to increase the performance of packet generation. Pktgen-DPDK [2] developed by Win-driver using the DPDK [9] framework to provide line-rate traffic generation and receiving. MoonGen [22] is another packet generator based on the DPDK that support fast per packet customization with LuaJIT [6]. A. Botta *et al.* proposed the D-ITG [16], a distributed packet generator that generates and receives packets from multiple nodes. However, there are no software-based

37 packet generators which are capable of generating traffic profiles with various
38 stochastic-processes in a distributed fashion.

39 This has motivated us to design a packet generator which is accurate,
40 scalable, and still highly cost-effective. Leveraging the techniques of dividing
41 the desired traffic profile into multiple traffic components in a frequency
42 domain, we propose a distributed packet generator system that is capable
43 of synthesizing a specific traffic profile based on various stochastic processes.
44 By generating packets based on each traffic component in multiple nodes,
45 traffic can be aggregated with demanded traffic profiles.

46 This packet generating system consists of a controller node and one or
47 more worker nodes. The controller node processes the desired traffic pro-
48 file within a time domain. Based on the domain transformation techniques,
49 the major traffic components in the frequency domain are extracted to es-
50 tablish the packet generation logic, and is then sent to the worker nodes.
51 Based on the control messages sent from the controller, the worker nodes
52 accept the packet generation logic and generate packets in a synchronized
53 and distributed fashion. For each worker node, the DPDK packet process-
54 ing framework, commonly used in modern high-performance networking ser-
55 vices, is adopted to achieve the generation of highest packet rate precisely.
56 Therefore, the performance of the packet generator can be scaled horizon-
57 tally across a cluster of worker nodes, achieving very high throughput of
58 aggregating traffic.

59 The main contributions of this work are summarized as follows.

- 60 • A distributed packet generator system is developed based on a controller-
61 agent architecture.
- 62 • A novel Fourier-based profile decomposition and formulation methodol-
63 ogy consisting steps of *domain transformation*, *traffic component selec-*
64 *tion* and *reconstruction* is developed, so that specific traffic profiles can
65 be decomposed into multiple frequency components for remote worker
66 nodes.
- 67 • A control message protocol is proposed based on the publish-subscribe
68 model along with Precision Time Protocol (PTP) [30] for time syn-
69 chronization among workers and controller. The controller can control
70 remote worker nodes with accuracy in the sub-microsecond range to
71 generate specific profiles of networking traffic at a high aggregated rate.

- 72 • The system can be extended with multiple workers on multiple com-
73 modity PCs equipped with the off-the-shelf commodity network inter-
74 face cards (NICs).

75 The structure of this paper is as follows. Section 2 presents a general intro-
76 duction to current high-speed packet processing frameworks that are used to
77 speed up the throughput of packet generators. The common bottlenecks of
78 such software-based packet generators are discussed. Domain transformation
79 techniques and comparisons with other similar efforts are also discussed. Sec-
80 tion 3 outlines the problem addressed in this paper. Section 4 describes the
81 proposed design and implementations in terms of traffic feature extraction
82 and reconstruction processes; Section 5 discusses the overall system architec-
83 ture of the proposed design, and the testing setup and experiment results are
84 covered in section 6. Finally, in section 7, we summarize the work presented
85 and make suggestions regarding future work.

86 2. Background and Related Work

87 2.1. High-speed Packet Processing Frameworks

88 In spite of state-of-the-art CPU architecture with booming computing
89 power, achieving full line-rate packet processing performance continues to be
90 difficult to achieve [33, 34], without taking complex packet handling opera-
91 tions into consideration [23]. This is primarily due to the processing overhead
92 of network protocol stack implemented at the kernel of the operating system.
93 The design of the Linux network stack is optimized for an operating system
94 which is focusing on general purpose use, rather than applications such as
95 high-speed packet generation and capture. A majority of packet capture and
96 analysis applications were designed based on the Pcap library with the lim-
97 ited scalability due to the lack of multi-core support. Bonelli *et al.* [18] pro-
98 posed an extended version of the Pcap library that enables application-level
99 parallelism. Supports of packet fan-out to the original Pcap library along
100 with extended APIs were provided. The goal was to offload packet reception
101 workloads to multiple cores and increase the scalability of the system.

102 Modern high-speed packet processing frameworks, such as Netmap [31],
103 Intel DPDK [9], and PF_RING Zero Copy [8] brought unprecedented per-
104 formance enhancement to packet processing by using a variety of techniques
105 such as zero-copy, kernel-bypass, polling and interrupt coalescing [32]. Wire-
106 CAP [35] presented two novel mechanisms of ring-buffer-pool and buddy-

107 group-based offloading featuring lossless zero-copy packet capture and deliv-
 108 ery that exploit the multi-queue NICs and multi-core architecture. The con-
 109 ventional way of receiving and transmitting data through network interfaces
 110 involves not only DMA transactions between the NIC and kernel-space buffer,
 111 but also memory-to-memory copying between kernel-space buffers and user-
 112 space applications. High-speed packet processing frameworks eliminate such
 113 inefficiencies by allocating a user-space memory pool sharing across NICs and
 114 user-space applications. These frameworks provide a stripped-down alterna-
 115 tive to the Linux network stack so that the user-space applications can en-
 116 tirely bypass the kernel, avoid the overheads induced by a kernel networking
 117 stack and manipulate a raw packet buffer directly. For example, both Intel
 118 DPDK and PF_RING Zero Copy utilize zero-copy and kernel-bypass tech-
 119 niques. Their performance outperforms that of Netmap, allowing fast packet
 120 generation of minimum-sized packets. We compare and summarize these
 121 general aspects of the packet processing frameworks in Table 1. Still another
 122 high-speed packet processing technology that is capable of line-rate packet
 123 processing is NetFPGA[26]. NetFPGA is an open platform which employs
 124 programmable hardware and implements the packet processing logic within
 125 the field programmable gate array (FPGA), with the host implements only
 126 the controlling software. G. Antichi *et al.* [15] proposed a system based on
 127 NetFPGA that features high precision packet generation and timestamping.
 128 Nevertheless, the cost of NetFPGA solution still far exceeds COTS solutions
 129 and the flexibility is limited compared to a pure software-based solution.

Table 1: Comparison of packet processing frameworks. PF_RING ZC is a proprietary software and requires license to be purchased.

Name	Intel DPDK[9]	PF_RING ZC[8]	Netmap[31]
Type	User space	User space	Kernel+User space
Hardware	High	High	Low
Dependency			
Transparent	No	Yes	Yes
License	BSD	Non-free	BSD
Performance	Higher	Higher	Lower

130 2.2. Software-based Packet Generators

131 Researchers and engineers widely adopt software-based packet genera-
 132 tors [29, 36] for performing benchmarking and system validation. They can

133 generally be classified into three categories: application-level, flow-level, and
134 packet-level based on the types of traffic generated.

135 Application-level packet generators produce traffic of a specific appli-
136 cation protocol by emulating the protocol’s behavior. This type of traffic
137 generator is commonly utilized to generate the workload for performance
138 evaluation for various application servers. For instance, an HTTP work-
139 load generator behaves like multiple HTTP clients and generates a massive
140 amount of HTTP requests simultaneously to stress the loading of the web
141 server under test. Flow-level packet generators, on the other hand, produce
142 application-independent IP flows characterized by the number of packets,
143 bytes transferred and flow duration. Packet-level traffic generators are the
144 most common among the three types. This type of packet generators can pro-
145 duce packets not only with determined inter-packet delay (*IPD*) and packet
146 size (*PS*), but also for any given desired stochastic distribution.

147 Apart from lower cost, researchers generally opt for software-based packet
148 generators for their flexibility. Software-based packet generators are often
149 designed to support sophisticated customization of packets, which enable
150 users to test and verify new network protocols and services. Hardware-based
151 packet generators, by contrast, have difficulty generating arbitrary packets
152 and thus are not appropriate for this sort of application.

153 In order to evaluate the performance of targets under test and to provide
154 reproducible test results, packet generators are supposed to be accurate. Un-
155 fortunately, this is rarely the case for software-based packet generators. There
156 is still a trade-off between performance and flexibility, and that is probably
157 why the bare-metal hardware-based packet generators exist in the first place.

158 There are several software-based packet generators available with differ-
159 ent implementation approaches. D-ITG, developed by Avallone *et al.* [16],
160 features multi-node deployment. It provides central management utilities to
161 command the remote senders and receivers. It also supports various modes
162 of packet generation based on different stochastic processes for inter-packet
163 delay and packet size. Angrisani *et al.* [13] measure the inter-departure time
164 of packets generated by the packet generator D-ITG with constant bitrate
165 traffic of various inter-departure times (IDTs) configured. The experiment re-
166 sults show that the variability of the packet generation is mainly contributed
167 by non-deterministic OS system calls instead of memory access time and
168 computational time as they are almost deterministic. Besides, the experi-
169 mental result shows that the variation of IDT becomes much higher when
170 the packet rate exceeds 1000 packets per second (PPS). Pktgen-DPDK, de-

171 veloped by Keith Wiles *et al.* [2], is designed with Intel DPDK framework. It
172 features 10G line-rate capability on COTS hardware. MoonGen, developed
173 by Emmerich, Paul *et al.* [22], features LuaJIT [6] for efficient per-packet
174 customization. It provides a novel way of generating accurate inter-packet
175 delay by adding deliberately corrupted packets into packet batch.

176 Among the works listed above, Pktgen-DPDK only supports constant bit-
177 rate packet generation. MoonGen, on the other hand, supports per-packet
178 customization and thus can be used to generate customized traffic profile.
179 MoonGen does not provide a mechanism for central management, and there-
180 fore lacks the ability to generate packets in a distributed manner. D-ITG
181 provides support for distributed packet generation. However, it supports
182 only the generation of per-flow traffic profiles. The comparisons of these
183 various proposals are shown in Table 2.

184 The state-of-the-art software-based packet generator performs well with
185 the advance of computer architecture and the support of various packet pro-
186 cessing acceleration frameworks with traffic under 10 Gbps. Nevertheless,
187 state-of-the-art software-based packet generators put focus on extracting the
188 maximum performance from a single COTS server and therefore the per-
189 formance is capped by the server’s physical resource. This has immensely
190 limited the traffic generator’s scalability to keep up with the performance
191 demand when the network traffic and device performance reach the scale
192 of 40 Gbps and beyond, especially when non-uniform traffic profiles are en-
193 forced. Researchers and testers have no choice but to fall back to costly
194 hardware-based traffic generators. In our work, we explore the problem from
195 a different angle by viewing the clustered workers as a whole and develop
196 a way to scale out software-based traffic generator that satisfy the need for
197 benchmarking advanced network devices. The major advantage of our work
198 compared to the state-of-the-art is the ability to effectively decompose a given
199 traffic profile and reconstruct the traffic in a distributed manner, which al-
200 lows us to effectively scale out and increase the maximum capacity of the
201 system.

202 *2.3. Short-time Fourier Transformation*

203 The technique of domain transformation is widely used for anomaly de-
204 tection, network traffic analysis and measurement [17, 25] in the frequency
205 domain. A short-time Fourier transform (STFT) [27] is a variation of Fourier
206 transformation that is used to determine the magnitude, frequency and phase

Table 2: Comparison of Software-based Packet Generators

Name	Accel.	10G Line-rate	Multi-node	Traffic Distribution
D-ITG	None	No	Yes	Yes
ZSend	PFRING-ZC	Yes	No	No
Pktgen-DPDK	DPDK	Yes	No	No
MoonGen	DPDK	Yes	No	Manual




Figure 1: Short-time Fourier transform

207 of sinusoidal components in a short segment of a signal. This is done by slic-
 208 ing a long, time-based signal into multiple shorter segments with equal time
 209 intervals called windows and then to compute the Fourier transform of each
 210 window. The result is a frequency spectrum of each segment.

211 Short-time Fourier transform is applied in our work (as shown in Figure
 212 1), to provide a generic methodology for analyzing the desired traffic distribu-
 213 tion and efficiently decompose the components from the traffic. The reason
 214 why we select short-time Fourier transform over general Fourier transform is
 215 that, short-time Fourier transform provides temporal resolution while gener-
 216 al Fourier transform provides purely frequency resolution. While there are
 217 other time-frequency domain analysis techniques such as wavelet transform,
 218 short-time Fourier transformation features simplicity of implementation and
 219 its performance can scale out effectively in multiple-worker scenario, and thus
 220 is suitable for real-time traffic reconstruction in our system.

221 **3. Problem Statement**

222 *3.1. Notations*

223 As shown in Table 3, the distribution types of inter-packet delay and
 224 packet size are denoted by $D^{ipd} \cdot type$ and $D^{ps} \cdot type$. We further denote
 225 the distribution of inter-packet delay and packet size by $D^{ipd}(x^{ipd}, \sigma^{ipd^2})$ and
 226 $D^{ps}(x^{ps}, \sigma^{ps^2})$ with x^{ipd} , x^{ps} , σ^{ipd^2} and σ^{ps^2} representing the mean and vari-
 227 ance of inter-packet delay and packet size. The requested packet count and
 228 precision is denoted by n and p while the total available worker count is
 229 denoted by m . We denote the frequency components of the traffic profile
 230 by $C_{A,f,\phi}$, with A being the amplitude, f being the frequency and ϕ being
 231 the phase. Given the $worker_j$ in set of $HOST$, D_j^{ipd} , D_j^{ps} and pc_j denote
 232 the distribution of inter-packet delay, size and packet count received from
 233 $worker_j$.

234 *3.2. Problem Description*

235 Given the distribution type of inter-packet delay $D^{ipd} \cdot type$ and packet
 236 size $D^{ps} \cdot type$, distribution of inter-packet delay $D^{ipd}(x^{ipd}, \sigma^{ipd^2})$ and packet
 237 size $D^{ps}(x^{ps}, \sigma^{ps^2})$, packet count n and total available worker count m , the
 238 system can derive the frequency components of traffic profile: $C_{A,f,\phi}$ of each
 239 workers $worker_j$ such that the summation of the received inter-packet delay
 240 distribution: $\sum_{j=1}^m D_j^{ipd}$, summation of packet size distribution $\sum_{j=1}^m D_j^{ps}$ and total
 241 packet count $\sum_{j=1}^m pc_j$ approximate to $D^{ipd}(x^{ipd}, \sigma^{ipd^2})$, $D^{ps}(x^{ps}, \sigma^{ps^2})$ and n
 242 respectively.

243 The object of the work is to generate a traffic profile with multi-gigabit
 244 traffic bandwidth. The design of the system is based on commodity hardware
 245 such as servers or PCs with off-the-shelf network interface cards of 10 Gbps
 246 and 40 Gbps.

247 As an example, shown in Figure 2, when given a traffic profile with its D^{ipd}
 248 as a Poisson distribution with mean and variance X , its D^{ps} being constant
 249 ps , the demanded test duration $t_{duration}$ and available worker $WORKER$,
 250 the system divides the traffic into multiple components and assign each of
 251 them to $worker_j$, such that the distribution of $PKTSEQ_j$: D_j^{ipd} sums up to
 252 the original distribution of requested traffic profile.

Table 3: Table of notations.

Classification	Notation	Description
Traffic Profile	$D^{ipd} \cdot type, D^{ps} \cdot type$	Distribution types for inter-packet delay and packet size
	$D^{ipd}(x^{ipd}, \sigma^{ipd^2})$	Inter-packet delay distribution with mean x^{ipd} and variance σ^{ipd^2}
	$D^{ps}(x^{ps}, \sigma^{ps^2})$	Packet size distribution with mean x^{ps} and variance σ^{ps^2}
	n	Packet count
	$t_{duration}$	Test duration
	t_{tos}	Test start time
	$t_{elapsed}$	Elapsed time
	t_{now}	Current time
Traffic Components	C_{A_i, f_i, ϕ_i}	The i_{th} frequency component with amplitude A_i , frequency f_i , and phase ϕ_i
	$COMP_j$	Traffic component set assigned to $worker_j$
	t_{sample}	Sampling interval
Entities	$worker_j$	The j_{th} worker
	m	Total available worker count
	$WORKER$	Worker set $WORKER = \{worker_j 1 \leq j \leq m\}$
Results	D_j^{ipd}, D_j^{ps}	Inter-packet delay distribution and packet size distribution of $worker_j$
	pc_j	The count of packets from $worker_j$
	$PKTSEQ_j$	The packet sequence from $worker_j$




Figure 2: Packet generation example.

253 4. Fourier-based Profile Decomposition and Formulation

254 4.1. Overview

255 The flowchart of the proposed system is shown in Figure 3. It can be
 256 roughly divided into three main stages: domain transformation, traffic component
 257 selection, and traffic reconstruction.

258 The procedure for packet generation starts with the traffic profile gathered
 259 from the user input. This profile consists of the distribution type of the inter-
 260 frame gap, its duration and the stochastic properties, such as the mean and
 261 variance of the distribution. The system first carries out traffic synthesis
 262 based on the given traffic profile and produces a simulated traffic trace. By
 263 sampling the simulated traffic trace, the system can extract the packet rate
 264 changes of the actual traffic profile. Domain transformation on the packet
 265 rate changes is then carried out to obtain the frequency components of the
 266 traffic.

267 At the second stage, as shown in Figure 3, the most significant frequency
 268 components are selected by applying a low-pass filter to the resulting fre-
 269 quency components. Finally, at the third stage, the system reconstructs the
 270 traffic traces by utilizing inverse domain transformation on the remaining fre-
 271 quency components. The traces of the stochastic properties of the generated
 272 packet sequences then resemble the original traffic profile.

273 4.2. Domain Transformation on Traffic Profile

274 One of the core contributions of this work is the generation of distributed
 275 traffic traces with a specific profile, allowing the total bandwidth of aggre-




Figure 3: System flowchart.

276 gated traffic to scale up to multiple gigabits per second. The key to the
 277 distributed generation of a traffic profile is the decomposition of the traf-
 278 fic into multiple frequency components. This is achieved with the following
 279 domain transformation techniques.

280 Before the domain transformation process, the desired traffic profile from

281 the user by the distribution type of inter-packet delay ($D_{ipd} \cdot type$) is gathered
 282 along with its corresponding stochastic properties of mean (x^{ipd}) and variance
 283 (σ^{ipd^2}). These properties are then used to synthesize the desired traffic traces,
 284 or more specifically, the packet rate changes of the given traffic profile.

285 Notice that, in addition to the inter-packet delay distribution, the sys-
 286 tem also takes the packet size distribution ($D^{ps}(x^{ps}, \sigma^{ps^2})$) from the user.
 287 However, unlike inter-packet delay, where its accurate reconstruction is a
 288 challenging task, packet size reconstruction is rather trivial and accurate.
 289 The packet size distribution is thus not involved in the process of domain
 290 transformation.

291 The synthesized traffic trace is further sampled with a fixed time interval
 292 t_{sample} . The choice of sampling time t_{sample} affects the resolution of the
 293 generated traffic. Choosing a long sampling time results in aliasing of the
 294 traffic profile, while choosing a smaller one results in a significant number of
 295 data sets but higher accuracy. In this work, the default sampling time is one
 296 millisecond.

297 A Discrete Fourier Transform (DFT) process is then applied to analyze
 298 the simulated trace and extract the frequency components. DFT is defined
 299 as

$$A_k = \sum_{m=0}^{n-1} a_m e^{-2\pi i \frac{mk}{n}}, k = 0, \dots, n-1. \quad (1)$$

300 We specifically apply a Fast Fourier Transform (FFT), a computational-
 301 friendly variation of DFT, to speed up the process of domain transformation.
 302 Since the sampling outputs, that is, the packet rate changes, are entirely real,
 303 the component of a specific frequency is just the complex conjugate of the
 304 negative counterpart, which means there is no information in the negative
 305 frequency component that is not already available from the positive frequency
 306 components. We then use this symmetry and compute only the positive
 307 frequency components. The resulting frequency components are shown as

$$C_{A_i, f_i, \phi_i}, i = 0, \dots, \frac{n}{2} - 1, \quad (2)$$

308 where $f_{\frac{n}{2}-1}$ is the Nyquist Frequency.

309 4.3. Traffic Component Selection

310 With n sampling points, we can derive $\frac{n}{2}$ frequency components with fre-
 311 quency up to the Nyquist frequency. As a result, with longer duration of

312 generated traffic and higher sampling frequency, the amount of frequency
 313 components increases correspondingly. The processing overhead becomes
 314 larger with an increasing number of sample points n . More frequency com-
 315 ponents take up more computing power and network resources for recon-
 316 struction. In order to decrease the amount of frequency components, the
 317 system further differentiates the impact of the lower and higher frequency
 318 components. We discovered that lower frequency components determine an
 319 approximation of the traffic profile, while higher frequency components con-
 320 tribute to the preciseness of the counterpart. Thus, it is feasible to suppress
 321 some of the frequency components by removing higher frequency parts, since
 322 exact precision may not always be required in practice.

323 4.4. Traffic Reconstruction

324 The traffic reconstruction process is the inverse of domain transformation
 325 as shown in the first stage. In this phase, the system inversely transform the
 326 frequency components back to a time domain traffic trace. This is accom-
 327 plished by applying an inverse FFT, which is defined as

$$a_m = \frac{1}{n} \sum_{k=0}^{n-1} A_k e^{2\pi i \frac{mk}{n}}, \quad m = 0, 1, \dots, n-1. \quad (3)$$

328 The traffic reconstruction process is carried out in a distributed manner.
 329 Before the start of the generation process, the frequency components are
 330 distributed evenly to the available packet generation nodes. The frequency
 331 components are encapsulated in a task, and the duration of the generation
 332 process ($t_{duration}$) and the start time (t_{tos}) are also stored in this task. The
 333 start time is chosen to be long enough to propagate each task to each worker.
 334 At the starting time, each worker calculates the number of packets to send
 335 per t_{sample} and to put it into the sending bucket. The packet count is taken
 336 from the summation of the amplitude of each frequency component. The
 337 traffic generation flowchart of each task is shown in Figure 4. Note that
 338 the reconstructions are deliberately converted to approximate the property
 339 of sinusoidal signals. By offsetting each frequency components (except the
 340 zero frequency component), the packet rate is distributed within the range
 341 of $[0, A_i]$. This allows us to simplify the generation process and also bet-
 342 ter utilize the hardware rate control capability of network interfaces when
 343 supported.




Figure 4: Flowchart of traffic reconstruction.

344 5. System Implementation

345 5.1. System Architecture

346 The system's architecture is shown in Figure 5 and consists of a controller
347 and one or more workers. Each worker must be equipped with at least

348 two network interfaces, with one being the management port and the other
 349 being the actual packet generating ports. The workers initialize a control
 350 session with the controller through the management port during setup and
 351 perform the packet generation task under controller’s command. The packet
 352 generating ports of the workers are bound to the userspace I/O (UIO) driver
 353 for high-speed packet processing with DPDK beforehand and can be directly
 354 attached to the device under test (DUT). The packet generating ports can
 355 alternatively be attached to an aggregate switch for traffic merging before
 356 the DUT.




Figure 5: The proposed system architecture which consists of a controller node and four worker nodes.

357 5.2. Single-worker Traffic Generation

358 The system can be operated for a single-worker traffic generation scenario.
 359 In this mode, all of the frequency components are processed by a single worker
 360 node with limited resources. Depending on the number of packet generating
 361 ports available to the worker, each packet generating port is in charge of
 362 one or more frequency components. Currently, most of the modern network
 363 adapters are embraced with multi-queue configuration where more than one
 364 queue can be enabled on both transmission and receive side. This allows us

365 to generate packets with multiple CPU cores at one port. Therefore, for a
366 worker with limited per-core computation power, multiple CPU cores can be
367 utilized simultaneously to increase traffic throughput. Some of the 10Gbps
368 network adapters, such as Intel 82599 and Intel X540, can even support
369 more advanced features such as hardware-based per queue rate scheduling.
370 Once this feature is enabled, the system can dispatch frequency components
371 into various transmit queues with each queue set to a fixed rate of A_i . By
372 periodically refilling the sending bucket, the system is able to craft multiple
373 traffic streams with an accurate packet rate.

374 5.3. Multi-worker Traffic Generation

375 A multi-worker traffic generation mode, similar to that of a single-worker
376 mode, consists of two more processes of time synchronization and port map-
377 ping. The packet generator relies on a time stamp counter (TSC)¹ which
378 is built inside the CPU to determine when to send a packet and how many
379 to send. In the early generation of multi-core CPU, the TSC may be used
380 across different cores, and may even be used with SpeedStep² or TurboBoost³
381 enabled. Modern CPU employs invariant-TSC⁴, where the TSCs are synchro-
382 nized across all cores and does not vary with SpeedStep or TurboBoost. Thus,
383 for single-worker traffic generation, time synchronization would not pose a
384 problem. This is, however, not true for multi-worker traffic generation which
385 incorporates multiple workers with varied TSCs.

386 The way that the system deals with the time synchronization problem
387 is to introduce a time correction factor t_{offset} into the generation process so
388 that the elapsed time t becomes $t_{now} - t_{tos} + t_{offset}$. The time difference,
389 t_{offset} between a worker and the controller, is measured based on the IEEE
390 1588 PTP protocol [30] with the support of hardware timestamping in the
391 network adapter.

¹The Time Stamp Counter (TSC) is a 64-bit register present on all x86 processors since the Pentium. It counts the number of cycles since reset. It can be read via the instruction RDTSC

²SpeedStep is a technology built into some Intel microprocessors that allow the clock speed of the processor to be dynamically changed by software

³Intel Turbo Boost is a technology implemented by Intel in certain versions of its processors that enables the processor to run above its base operating frequency via dynamic control of the processor's clock rate

⁴The invariant TSC will run at a constant rate in all ACPI P-, C-, and T-states. It is first introduced on Nehalem Intel processor

392 Some of the modern network interface cards such as Intel 82574 [11] and
 393 Intel 82580 [12] provides a hardware timestamping feature for PTP packets.
 394 This can significantly improve the time synchronization to sub-microsecond
 395 accuracy.

396 A PTP time synchronization process starts with a grandmaster that syn-
 397 chronizes its clock to the connected slave and boundary clocks. In principle,
 398 hardware timestamping features on the network card is used to measure the
 399 accurate jitters of the network. There is a hardware clock (PHC) within each
 400 network card. All slave NIC interfaces receive PTP packets from the grand-
 401 master and synchronize its hardware clock to that of the grandmaster. An
 402 additional process is in charge of transforming the PHC clock to the system
 403 clock (CLOCK_REALTIME).

404 Figure 6 shows the port id synchronization process. To globally syn-
 405 chronize the port id information among all workers with the controller, the
 406 controller has to collect port id mapping from all of the worker nodes and
 407 remap them accordingly. Finally, the controller publishes the global port id
 408 map to each worker.




Figure 6: Port ID synchronization process.

409 5.4. Control Message Design

410 The control messages play an important role in communication between
 411 controller and workers. Therefore, the control message protocol is designed
 412 with portability and scalability in mind so that worker nodes can expand from
 413 current x86-based server to a variety of heterogeneous computing platforms.

414 The design uses ZeroMQ[24] and Protobuf[1] together. Both of these
 415 have ample support for various languages, and that makes them portable
 416 on many platforms. Using ZeroMQ helps us simplify the connection setup
 417 and management process, and avoids rebuilding the wheel by utilizing com-
 418 monly used connection patterns. Protobuf, though adds an overhead to the
 419 protocol, helps ensure the portability of the protocol layer by its efficient
 420 and flexible serialization feature. The worker nodes and controller commu-
 421 nicate in an out-of-band manner, in which the control messages are sent and
 422 received via management ports to avoid mixing with testing traffic. The
 423 control messages are mostly sent and received at the setup phase with only
 424 a few periodical statistic update messages during the packet generation pro-
 425 cess with an average traffic below 100 kbps and has little impact on the
 426 performance of the system. On top of that, the control message handler is
 427 isolated from the worker threads and is pinned to the master core to prevent
 428 interference of any kind to the packet generation process.

429 The control message architecture of our work is shown in Figure 7. Each
 430 worker listens to two types of socket, the subscriber socket and the request
 431 socket, while the controller listens to the publisher socket and the reply
 432 socket. The control messages are classified into the broadcast message and
 433 unicast message. The broadcast messages are unidirectional, and are initiated
 434 by the controller. The unicast messages, on the other hand, are bidirectional
 435 and initiated by the worker.




Figure 7: The proposed control message architecture. Each worker listens to two types of socket, the subscriber socket and the request socket, and the controller listens to the publisher socket and the reply socket.

436 **6. Experiments and Testing Results**

437 The experiments conducted to evaluate the performance of the proposed
 438 system are grouped into tests of scalability and accuracy. The purpose of
 439 a scalability test is to evaluate the system such that the maximum traffic
 440 rate can be achieved with multiple worker nodes. In an accuracy test, the
 441 similarity of traffic rate distribution between the generated and desired traffic
 442 profile is verified in various setups.

Table 4: List of equipment for the experiments conducted in the system performance evaluation.

Category	Model	RAM	NIC	Amount
Worker (Ubuntu 16.04.2)	Intel Core i7-2600 @ 3.40Ghz	16G	Intel x520 (Dual-port) DPDK 17.05.1	5
Controller (Ubuntu 16.04.2)	Intel Core i3-2120 @ 3.30Ghz	32G	Endace DAG 9.2x2	1
Aggr. Switch	Quanta LB6M	N/A	24x10Gbps	1

443 *6.1. Experiment Setup*

444 The equipment and the configuration of the software environment used in
 445 the experiments are listed in Table 4. Five Intel Core i7-2600 PCs were used
 446 as the worker nodes for packet generation task. Each worker was equipped
 447 with 16GB of RAM and a dual-port Intel X520 network interface. Note
 448 that the hyper-threading feature of the CPU was deliberately disabled as
 449 suggested in DPDK documentation. The hyper-threading mechanism con-
 450 tributed additional overhead to the system and decreased the system perfor-
 451 mance. An Intel Core i3-2120 server equipped with an Endace DAG 9.2X2
 452 dual ports DAG card was used for the controller. The controller was in charge
 453 of worker orchestration and packet reception. The Endace DAG 9.2X2 was
 454 equipped with a 2GB packet capture buffer. It was also capable of recording
 455 packets with hardware timestamping at nanosecond precision and performing
 456 line-rate packet capture with zero packet loss.

457 In the scalability test, the goal was to measure the maximum achievable
 458 throughput under different packet sizes. The test was conducted based on the

459 scenario of single-worker and multiple-worker with hardware rate-limiting on
 460 and off. For the scalability test, the network topology was arranged as shown
 461 in Figure 5. In this test, multiple CPU cores were used to generate traffic
 462 as fast as possible by using a dual-port Intel X520 NIC card. One transmit
 463 queue was enabled for each port and is designated to one distinct CPU core.

Table 5: List of enforced traffic profile in the accuracy tests.

Inter- packet delay dis- tribution	Bitrate	Packet size distribution	Packet size	Test duration
Poisson	1.31 Gbps	Constant	64 bytes	5 sec
	6.72 Gbps			3 sec
	9.19 Gbps			3 sec

464 In the accuracy test, the goal was to figure out the ability of the sys-
 465 tem to replicate the desired traffic profile. The experiments were conducted
 466 with single computing core at various combinations of single-worker, multi-
 467 worker, a different number of transmit queues, software-based rate limiting,
 468 and hardware-based rate limiting. The enforced traffic profiles are listed in
 469 Table 5.

470 6.2. Experiment Results

471 6.2.1. Scalability Test

472 In order to test the performance of the traffic generator, a constant packet
 473 rate traffic was generated with packet sizes of 64 bytes, 512 bytes, and 1518
 474 bytes. The theoretical rate boundary each packet size is calculated by:

$$Maximum\ Rate = \frac{10\ Gbps}{8 \times (Packet\ size + Frame\ overhead)} \quad (4)$$

475 with the frame overhead being 20 bytes (12 bytes inter-frame gap and 8 bytes
 476 preamble). The calculated rate boundaries of each sizes are 14.88 Mpps, 2.35
 477 Mpps, and 0.81 Mpps. The system was easily able to achieve the aggregated
 478 throughput of 20 Gbps with the 99.99% line-rate in each CPU core. The
 479 experiment was further extended based on two worker nodes and the system
 480 was able to generate 40 Gbps traffic as anticipated. The test results are




Figure 8: Scalability test results for multi-worker multi-core setups. Two worker nodes are used to generate 40Gbps traffic.

481 shown in Figure 8. A token-bucket based rate limiter was provided as a
 482 fallback position when hardware-based rate limiting was not supported. A
 483 Poisson distribution traffic with various workloads from 1.31 Gbps to 9.19
 484 Gbps was enforced. We also evaluated test scenarios with different numbers
 485 of transmit queues, and each transmit queue was designated to one distinct
 486 CPU core.

487 6.2.2. Accuracy Test for Single-Worker

488 We first enforced the 1.31 Gbps Poisson traffic with a single worker, with
 489 software-based rate limiting under various numbers of transmit queues. The
 490 experiment result is shown in Figure 9. The more number of transmit queues
 491 used, the lower the mean squared error reached. The mean squared error
 492 (MSE) decreases as the number of transmit queues increases. The MSE of
 493 generated traffic with three transmit queues decreases by 72% compared to
 494 that of one transmit queue.

495 The tests were further conducted by enabling the hardware-based rate
 496 limiting feature. Compared to that of software-based rate limiting, as shown




Figure 9: Histogram of packet rate with the feature of *software-based* rate limiting. A Poisson traffic is generated at the rate of 1.31 Gbps in a single worker configuration with different number of transmit queues. Compared to that of the target traffic profile (synthesis trace), the MSE of the generated traffic distribution (1 TXQ) is 12,362. The Pearson correlation coefficients are 0.21, 0.37 and 0.33 for 1 TXQ, 2 TXQ and 3 TXQ.

497 in Figure 10, the MSE decreased by 74% even with only one transmit queue
 498 used. It can be seen on both the histogram and the CDF that the generated
 499 traffic came significantly closer to the target traffic profile.

500 The experiment result of the 6.72 Gbps traffic profile with single-worker
 501 configuration is shown in Figure 11. With profile, the MSE was amplified as
 502 the volume of traffic increased. We perceived a similar trend to that of 1.31
 503 Gbps. In single-worker configuration, the MSE decreased as the number of
 504 transmit queues increased. We further increased the volume of the traffic
 505 profile to 9.19 Gbps in order to explore the limits of our system. As shown in
 506 Figure 12, it is obvious that we reached the limit, and that the single-worker
 507 configuration could no longer keep up with the desired traffic volume. We
 508 can see from the CDF of the packet rate that the generated packet rate was
 509 capped at around 12.95 Mpps.




Figure 10: Histogram of packet rate with the feature of *hardware-based* rate limiting. A Poisson traffic is generated at the rate of 1.31 Gbps in a single worker configuration. Compared to that of the target traffic profile (synthesis trace), the MSE of the generated traffic distribution (1 TXQ) is 3,195. The Pearson correlation coefficients are 0.73, 0.82 and 0.61 for 1 TXQ, 2 TXQ and 3 TXQ.

510 6.2.3. Accuracy Test for Multi-Worker

511 Thus far, experiments were conducted under a single-worker configura-
 512 tion. We were keen to determine the impact of a multi-worker configura-
 513 tion with different transmit queues. Compared to that of the single-worker con-
 514 figuration with a traffic volume of 1.31Gbps, the average MSE of the multi-
 515 worker configuration was increased by 24% and the mean packet rate was
 516 dropped by 1%. The main reason was due to a time synchronization error
 517 which directly leads to a decrease in the average packet rate. In the multi-
 518 worker configuration, time synchronization was critical as all the workers
 519 were configured to start packet generation at a scheduled point-in-time.

520 The experiment result of 6.72 Gbps traffic profile with multi-worker con-
 521 figuration is shown in Figure 13. As shown in the figure, the decrease of
 522 MSE is obvious as the number of transmit queues increased. The volume
 523 of the traffic profile was further increased to 9.19 Gbps in order to explore
 524 the limits of our system. As shown in Figure 12, it was obvious that we

525 had reached the limit, and that at 9.19 Gbps the single-worker configuration
 526 could no longer keep up with the desired traffic volume. The desired traffic
 527 profile was offloaded to multiple workers and the result shown in Figure 14.
 528 The limitation of traffic generation in a single-worker setup can be overcome
 529 with the multi-worker configuration. A scenario of perfect time synchroniza-
 530 tion by manually realigning the packet streams from each worker is shown
 531 in Figure 14. The MSE decreased by 70% compared to that of the original
 532 trace.

533 6.2.4. Reproducibility of the Experiment Results

534 To show the reproducibility of the experiment results, we replicate CBR
 535 and Poisson traffic generation using 5 workers with HRL enabled. The max-
 536 imum measurable throughput of our capture card is 10 Gbps; thus, we select
 537 two traffic volume for each traffic profile: a lower one which is close to 50%
 538 of the measurable traffic, and a higher one which is around 90% of the measur-
 539 able limit. The Poisson traffic generation is generated with a fixed random
 540 seed. The NMSE of the result is shown in Table 6, and the estimated intervals
 541 are calculated with 95% confidence level.

Table 6: Reproducibility Test Result.

Traffic Type	Bitrate	Replications	NMSE
CBR	5 Gbps	10	$2.70E - 05 \pm 2.03E - 05$
	9 Gbps	10	$4.70E - 05 \pm 2.03E - 05$
Poisson	6.72 Gbps	10	$4.91E - 05 \pm 2.91E - 05$
	9.19 Gbps	10	$7.04E - 05 \pm 2.83E - 05$

542 6.3. Discussion

543 The system utilizes the hardware rate limiting feature of a network in-
 544 terfaces card to provide better accuracy for the software-based rate-limiting
 545 mechanism. However, the test results show that enabling hardware-based
 546 rate-limiting may affect the throughput of the traffic generated by the sys-
 547 tem. When conducting a test that requires maximum throughput, optionally
 548 disable hardware-based rate-limiting helps the system extract the maximum
 549 performance from the hardware. On the other hand, when performing packet




Figure 11: Histogram of packet rate at 6.72 Gbps (Poisson traffic) with single worker of hardware-based rate limiting. Compared to that of the target traffic profile (synthesis trace), the MSE of the generated traffic distribution (1 TXQ) is 8,221. Pearson correlation coefficients are 0.64, 0.72 and 0.57 for 1 TXQ, 2 TXQ and 3 TXQ.

550 generation of specific traffic distribution with multiple nodes, the accuracy
 551 can be increased by enabling hardware-based rate-limiting, as each node only
 552 generates part of the total traffic components, The accuracy of our system
 553 under a multi-worker configuration highly correlate to the accuracy of time
 554 synchronization. With more workers being added to the system, the er-
 555 ror of generated traffic distribution increased correspondingly as a result of
 556 time synchronization. On top of that, the accuracy of the system could be
 557 increased by increasing the number of transmit queues, especially when a
 558 hardware rate-limiting feature was enabled.

559 The results of the experiment provide a guideline for configuring the sys-
 560 tem. First of all, the hardware-based rate-limiting is preferred over software-
 561 based rate limiting for accuracy. While enabling HRL can lower the through-
 562 put of the network interface, this can be partly mitigated by increasing the
 563 number of configured transmit queues. Secondly, the number of workers re-
 564 quired depends on the capacity of the worker. The rule of thumb is to have a
 565 total system capacity exceeding the maximum traffic of the traffic profile to




Figure 12: The CDF of packet rate at 9.19 Gbps (Poisson traffic) with single worker (Hardware-based rate limiting with single computing core). Compared to that of the target traffic profile (synthesis trace), the MSE of the generated traffic distribution (1 TXQ) is 921,024. Pearson correlation coefficients of all three traces are below 0.01.

566 avoid overrunning individual workers. The capacity of the system is calcu-
 567 lated as the product of port bandwidth and the number of ports when HRL
 568 is disabled. When HRL is enabled, the required capacity is roughly double
 569 of the capacity with HRL disabled.

570 6.3.1. Time Synchronization

571 In a multi-worker configuration, high-quality time synchronization was
 572 one of the critical factors in achieving high accuracy traffic profile generation.
 573 Time skew among the workers prevented them from starting packet genera-
 574 tion at the exact point-of-time as desired. Also, as shown in our experiment a
 575 time skew within 10 milliseconds could result in a 70% MSE increment com-
 576 pared to one with perfect time synchronization. The quality of network time
 577 synchronization depended on the software implementation and most impor-
 578 tantly, the support of the hardware timestamp. In our work, we adopted the
 579 clock-disciplined linuxptp[21] implementation which features a proportional-
 580 integral controller servo for frequency adjustment of PTP hardware clock.




Figure 13: The CDF of packet rate at 6.72 Gbps (Poisson traffic) with 5 workers (Hardware-based rate limiting). Compared to that of the target traffic profile (synthesis trace), the MSE of the generated traffic distribution (1 TXQ) is 38,422. Pearson correlation coefficients are 0.73, 0.58 and 0.78 for 1 TXQ, 2 TXQ and 3 TXQ.

581 We configured one worker as the grandmaster while other workers operated
 582 in slave mode. The workers in slave mode synchronized their PHC to that of
 583 the grandmaster. A daemon on each worker then synchronized the hardware
 584 clock to the system clock. We noticed a time error deviation of 200 nanosec-
 585 onds. Errors in the hardware clock to system clock synchronization came to
 586 within 100 nanoseconds deviation was also observed for most of the hosts.

587 6.3.2. Frequency Component Selection

588 A given traffic distribution consists of various frequency components. For
 589 example, a CBR traffic consists of only one dominant frequency component
 590 while a given Poisson traffic profile is made up of different frequency com-
 591 ponents. The more the number of frequency components selected during the
 592 packet generation process, the higher the accuracy of the traffic generated.
 593 However, with more frequency components selected, the worker node takes
 594 more time and computation resources to generate traffic in time. Figure 15
 595 shows the accuracy of the generated traffic and the computation time mea-




Figure 14: The CDF of packet rate at 9.19 Gbps (Poisson traffic) with 5 workers of re-synchronized trace (Hardware-based rate-limiting). Compared to that of the target traffic profile (synthesis trace), the MSE of the generated traffic distribution (3 TXQ Corrected) is 17,832. Pearson correlation coefficients are 0.81, 0.64 and 0.78 for 1 TXQ, 2 TXQ and 3 TXQ. The Pearson correlation coefficient of the perfect time synchronization (marked by “Corrected”) trace is 0.91.

596 surement with the number of frequency components selected. The NMSE
 597 of the generated traffic is inversely proportional to the number of frequency
 598 components used during the process. With more frequency components used,
 599 the calculation time increases proportionally, indicating that more physical
 600 resources or worker nodes is required.

601 6.4. Summary

602 For a single host equipped with limited resources (e.g., one computing
 603 core), it is difficult to generate high bit rate traffic accurately. By utilizing
 604 the mechanisms of hardware rate limiting and multiple transmission queues,
 605 MSE can be improved to the high bit rates. The rationale behind the pro-
 606 posed methodology is straightforward. A host of limited resources only needs
 607 to take care of generating a selected set of traffic components affordable.
 608 Therefore, compared to that of the single-host configuration, a system of




Figure 15: The NMSE and computation time for one worker node generates a specific traffic profile at the rate of 1.31 Gbps with different number of frequency components selected. The number of the frequency component used in the traffic reconstruction process is proportional to the accuracy of the resulting traffic at the cost of higher calculation time.

609 multiple hosts can generate any given distribution of high-speed traffic pro-
 610 file with lower MSE.

611 Based on a scenario of perfect time synchronization by manually realign-
 612 ment of packet streams from each worker, the normalized mean square error
 613 (NMSE) of single worker setup in each traffic volume is selected as the base
 614 and compared with the NMSE of various workers. With an increasing num-
 615 ber of workers, we observe a downtrend on the NMSE ratio with various
 616 enforced loadings. As shown in Figure 16, the NMSE of a 5-worker configu-
 617 ration at the rate of 1.31 Gbps and 6.72 Gbps is decreased by 16% and 55%,
 618 respectively. Shown in Figure 17, the NMSE of the 5-worker configuration
 619 at the rate of 9.19 Gbps is decreased by 36%. Notice that, since the generation
 620 of traffic at 9.19 Gbps is far beyond the ability of a single worker to utilize
 621 a single computing core, the NMSE ratio of a single-worker at 9.19 Gbps is
 622 normalized to that of the two-worker configuration.

623 An accuracy value, obtained from the average NMSE of 1.31 Gbps traf-




Figure 16: Comparisons of NMSE with various number of workers with target traffic rate of 1.31 Gbps and 6.72 Gbps, respectively. The more the worker presented in the system the lower the NMSE achieved. The NMSE is normalized to that of the single-worker setup.

624 fic with hardware-rate limiting, is selected as the baseline accuracy thresh-
 625 old. Based on the tested results of all traffic profiles and configurations, the
 626 maximum throughput with an NMSE value lower than the selected base-
 627 line accuracy threshold is summarized in Table 7. The maximum aggregated
 628 throughput is based on the statistics counter of the Ethernet switch in multi-
 629 worker configuration.

630 As the traffic volume increases, the error rate of the single-worker mode
 631 grows. However, with multi-worker configurations, the error rate does not
 632 increase significantly with an increased traffic rate. In order to explore the
 633 performance under multi-worker configurations, tests are further conducted
 634 based on the aggregated traffic beyond 10 Gbps. An OpenFlow Switch
 635 (Edgecore AS5712-54X) was used to steer traffic generated from multiple
 636 worker nodes into aggregated traffic at 40 Gbps. As the resulting 40 Gbps




Figure 17: Comparison of NMSE with various number of workers with target traffic rate of 9.19 Gbps. The more the worker presented in the system the lower the NMSE achieved. The NMSE is normalized to that of the two-worker setup for better visual perception.

637 traffic will overrun our 10 Gbps packet capture card, we replaced the capture
 638 card with a Mellanox ConnectX-3 40 Gbps network adapter at the receiving
 639 end and configured it with three receiving queues to maximize receiving ca-
 640 pability. The packet loss rate with the maximum-sized packet of 1500 bytes
 641 at 30 Gbps is 12.24%. A higher packet loss rate of 89.62% with the 64-byte
 642 minimum-sized packets at 40 Gbps was also observed. Therefore, as a result
 643 of the performance bottleneck of a network adapter at the receiving end, it
 644 is difficult to verify the maximum scalability and accuracy at a higher traffic
 645 rate.


646 To further evaluate the accuracy and scalability limit of the system, we
 647 simulated the behavior of multi-worker packet generation process with the
 648 random time synchronization error and worker capability taken into account.
 649 The simulation results are presented in Figure 18. For the accuracy limit
 650 evaluation, a Poisson traffic profile with an average loading of 6.72 Gbps is
 651 enforced, and a various number of workers ranging from 1 to 51 are used
 652 in each iteration. As shown in Figure 18a, a drastic downtrend of NMSE
 653 is observed as the number of workers grows. The trend discontinued at ten
 654 workers, where minimum NMSE (maximum accuracy) is achieved and began
 655 to climb up gently afterward. Similarly, to verify the scalability of the system,
 656 we increased the average loading to 90 Gbps. As shown in Figure 18b, the
 657 NMSE continues to drop as more workers engage in the generation process.
 658 On top of that, with more workers available, we decreased the t_{sample} to

659 one-tenth of the default value under high workload. The higher sampling
 660 frequency contributed to an average of 30% decrease on the NMSE. Notice
 661 that the results with less than ten workers are omitted as the scale of traffic
 662 overwhelmed the capacity of the system and led to a significantly higher error
 663 rate.


664 The experiment results and simulation results show that the proposed
 665 system can effectively distribute the traffic workload to the workers to gen-
 666 erate more accurate traffic profile. Most importantly, the system can scale
 667 up to a heavy workload with larger clusters of worker nodes and availability
 668 of the resource.

Table 7: The maximum throughput with the NMSE value lower than the baseline accuracy threshold (with hardware-rate limiting at 1.31 Gbps traffic). Due to the limited capability of the NIC with high packet loss rate at the receiving side, the maximum measurable throughput is bounded and the NMSE of multi-worker configuration is not available*.

Configurations		Maximum Throughput	Maximum Measurable Throughput	NMSE
Single-worker	Single Queue	0.90 Gbps	0.90 Gbps	8.31E-04
	Multi-queue	6.72 Gbps	6.72 Gbps	9.28E-04
Single-worker (HRL)	Single Queue	6.80 Gbps	6.80 Gbps	9.72E-04
	Multi-queue	9.19 Gbps	9.19 Gbps	7.78E-04
3 Workers		27.51 Gbps (aggregated)	9.19 Gbps (receiving end)	N/A*
5 Workers		49.95 Gbps (aggregated)	9.19 Gbps (receiving end)	N/A*



(a) Simulation with 6.72 Gbps Poisson Traffic



(b) Simulation with 90 Gbps Poisson Traffic

Figure 18: Comparison of NMSE with simulated workers. Fig. 18a shows the accuracy limit of the system as the downtrend of NMSE discontinued at ten workers and started to climb up slowly. The NMSE in the figures is normalized to a single worker and ten workers respectively.

669 7. Conclusions and Future Work

670 In this work, we propose a software-based packet generator that is capable
671 of supporting distributed packet generation of user-defined traffic profile on
672 commercial-off-the-shelf (COTS) technology network interface cards (NICs)
673 with high accuracy and scalability. The system is developed on a novel
674 Fourier-based profile decomposition and formulation methodology. This is
675 an important feature that is missing in the ecosystem, because it creates the
676 possibility to generate traffic distribution with multiple-gigabit accurately.
677 By increasing the number of worker nodes, the accuracy and throughput of
678 the system can thus be maintained. In this study we have tested traffic gen-
679 eration of 40 Gbps with minimum-sized Ethernet frame on multi-host setup
680 is conducted. However, because of the limitation of the packet capturing
681 capacity of the NIC, an analysis of accuracy is not available at this time.

682 Time synchronization among the workers and the controller constitutes
683 a crucial factor for the accuracy of the distributed system. The experiment
684 results show that a system with time offset of several milliseconds among
685 the workers can result in 70% increment in error rate when compared to
686 one that with perfect time synchronization. To mitigate the time offset of
687 the system, clock-disciplined precision time protocol with NIC card featuring
688 hardware-timestamping is adopted in the proposed system.

689 In addition, the experiment results show that different NIC hardware ar-
690 chitecture does have an impact on the accuracy of the system. For instance,
691 an Intel XL710 NIC tends to pack packets into bursts, which makes it hard
692 to insert the desired gap between packets. The Intel 82599, on the other
693 hand, does not manifest such behavior. We, therefore, plan to further en-
694 hance the performance of a system by exploring the hardware architecture
695 of commodity network interface cards. Furthermore, instead of using an
696 STFT-based profile decomposition of the fixed-time window, the system can
697 be further extended by using the method of wavelet transform-based profile
698 decomposition. We look forward to achieving the goal of packet generation
699 and accuracy analysis at higher throughput using multi-worker configurations
700 with adaptive time and frequency resolution in the near future.

701 8. Acknowledgment

702 This research was funded in part by the Ministry of Science and Technol-
703 ogy (MoST), Taiwan, and in part by Estinet Technologies Inc. and Chunghua
704 Telecom.

705 **9. References**

- 706 [1] Developer Guide | Protocol Buffers. URL: <https://developers.google.com/protocol-buffers/docs/overview>; (Accessed on 2017-
707 12-24).
708
- 709 [2] Getting started with pktgen, pktgen 2.7.7 documentation. URL: http://pktgen.readthedocs.io/en/latest/getting_started.html.
710
- 711 [3] IEEE 802.3 50 Gb/s, 100 Gb/s, and 200 Gb/s Ethernet Task Force. <http://www.ieee802.org/3/cd/>; . (Accessed on 2017-11-30).
712
- 713 [4] IEEE P802.3bs 400 Gb/s Ethernet Task Force. . URL: <http://www.ieee802.org/3/bs/>; (Accessed on 2017-11-30).
714
- 715 [5] Ixia Makes Networks Stronger. URL: <https://www.ixiacom.com/>; (Ac-
716 cessed on 2018-01-03).
- 717 [6] LuaJIT. URL: <http://luajit.org/luajit.html>; (Accessed on 2017-
718 12-24).
- 719 [7] Network, Devices & Services Testing - Spirent. URL: <https://www.spirent.com/>; (Accessed on 2018-01-03).
720
- 721 [8] PF_ring ZC (zero copy). URL: http://www.ntop.org/products/packet-capture/pf_ring/pf_ring-zc-zero-copy/; (Accessed on
722 2017-05-04).
723
- 724 [9] Programmer's Guide Data Plane Development Kit 18.02.0-rc0 documen-
725 tation. URL: http://dpdk.org/doc/guides/prog_guide/; (Accessed
726 on 2017-12-24).
- 727 [10] Xena Networks - High-performance Gigabit Ethernet test solutions.
728 URL: <https://xenanetworks.com/>; (Accessed on 2018-01-03).
- 729 [11] Intel 82574 gigabit ethernet controller family datasheet. <https://www.intel.com.tw/content/www/tw/zh/embedded/products/networking/825741-gbe-controller-datasheet.html>; 2015. (Ac-
730 cessed on 2017-09-20).
731
732

- 733 [12] Intel 82580 EB/DB GbE Controller Datasheet. [https://www.intel.com/content/www/us/en/embedded/products/](https://www.intel.com/content/www/us/en/embedded/products/networking/82580-eb-db-gbe-controller-datasheet.html)
734 [networking/82580-eb-db-gbe-controller-datasheet.html](https://www.intel.com/content/www/us/en/embedded/products/networking/82580-eb-db-gbe-controller-datasheet.html); 2015.
735 (Accessed on 2017-09-20).
736
- 737 [13] Angrisani, L., Botta, A., Miele, G., Pescape, A., Vadursi,
738 M.. Experiment-driven modeling of open-source internet traffic gen-
739 erators. *IEEE Transactions on Instrumentation and Measurement*
740 2014;63(11):2529–2538. doi:10.1109/TIM.2014.2348633.
- 741 [14] Angrisani, L., Narduzzi, C.. Testing communication and computer
742 networks: an overview. *IEEE Instrumentation Measurement Magazine*
743 2008;11(5):12–24. doi:10.1109/MIM.2008.4630738.
- 744 [15] Antichi, G., Shahbaz, M., Geng, Y., Zilberman, N., Covington, A.,
745 Bruyere, M., Mckeown, N., Feamster, N., Felderman, B., Blott, M.,
746 Moore, A.W., Owezarski, P.. Osnt: open source network tester. *IEEE*
747 *Network* 2014;28(5):6–12. doi:10.1109/MNET.2014.6915433.
- 748 [16] Avallone, S., Guadagno, S., Emma, D., Pescape, A., Ventre, G..
749 D-ITG distributed internet traffic generator. In: *First International*
750 *Conference on the Quantitative Evaluation of Systems, 2004. QEST*
751 2004. Proceedings. 2004. p. 316–317. doi:10.1109/QEST.2004.1348045.
- 752 [17] Barford, L., Burch, J.. Fourier analysis from networked measurements
753 using time synchronization. *IEEE Transactions on Instrumentation and*
754 *Measurement* 2007;56(5):1601–1604. doi:10.1109/TIM.2007.903599.
- 755 [18] Bonelli, N., Giordano, S., Procissi, G.. Enabling packet fan-out in the
756 libpcap library for parallel traffic processing. In: *2017 Network Traffic*
757 *Measurement and Analysis Conference (TMA)*. 2017. p. 1–9. doi:10.
758 23919/TMA.2017.8002904.
- 759 [19] Botta, A., Dainotti, A., Pescape, A.. Do you trust your software-based
760 traffic generator? *IEEE Communications Magazine* 2010;48(9):158–165.
761 doi:10.1109/MCOM.2010.5560600.
- 762 [20] Bradner, S., McQuaid, J.. RFC 2544; 1999. URL: [https://www.ietf.](https://www.ietf.org/rfc/rfc2544.txt)
763 [org/rfc/rfc2544.txt](https://www.ietf.org/rfc/rfc2544.txt).

- 764 [21] Cochran, R., et al. The linux ptp project. [http://linuxptp.](http://linuxptp.sourceforge.net/)
765 [sourceforge.net/](http://linuxptp.sourceforge.net/); 2015. (Accessed on 2019-04-05).
- 766 [22] Emmerich, P., Gallenmller, S., Raumer, D., Wohlfart, F., Carle, G..
767 MoonGen: a scriptable high-speed packet generator. In: Proceedings of
768 the 2015 ACM Conference on Internet Measurement Conference. ACM;
769 2015. p. 275–287.
- 770 [23] Fusco, F., Deri, L.. High speed network traffic analysis with commod-
771 ity multi-core systems. In: Proceedings of the 10th ACM SIGCOMM
772 Conference on Internet Measurement. New York, NY, USA: ACM; IMC
773 '10; 2010. p. 218–224. doi:10.1145/1879141.1879169.
- 774 [24] Hintjens, P.. ZeroMQ: The Guide, URL: [http://zguide.zeromq.org/](http://zguide.zeromq.org/page:all)
775 [page:all](http://zguide.zeromq.org/page:all).
- 776 [25] Jiang, D., Xu, Z., Zhang, P., Zhu, T.. A transform domain-based
777 anomaly detection approach to network-wide traffic. Journal of Network
778 and Computer Applications 2014;40:292 – 306. doi:10.1016/j.jnca.
779 2013.09.014.
- 780 [26] Lockwood, J.W., McKeown, N., Watson, G., Gibb, G., Hartke,
781 P., Naous, J., Raghuraman, R., Luo, J.. Netfpga—an open platform
782 for gigabit-rate network switching and routing. In: 2007 IEEE Inter-
783 national Conference on Microelectronic Systems Education (MSE'07).
784 IEEE; 2007. p. 160–161.
- 785 [27] Nawab, S.H., Quatieri, T.F.. Short-time fourier transform. In: Ad-
786 vanced topics in signal processing. Prentice-Hall, Inc.; 1987. p. 289–337.
- 787 [28] Olsson, R.. Pktgen the linux packet generator. In: Proceedings of the
788 Linux Symposium, Ottawa, Canada. volume 2; 2005. p. 11–24.
- 789 [29] Patil, A.G., Surve, A.R., Gupta, A.K., Sharma, A., Anmulwar, S..
790 Survey of synthetic traffic generators. In: 2016 International Conference
791 on Inventive Computation Technologies (ICICT). volume 1; 2016. p. 1–
792 3. doi:10.1109/INVENTIVE.2016.7823282.
- 793 [30] Postel, J., Anderson, C.. White Pages Meeting Report. RFC 1588;
794 1994. URL: <https://www.ietf.org/rfc/rfc1588.txt>.

- 795 [31] Rizzo, L.. Netmap: a novel framework for fast packet i/o. In: 21st
796 USENIX Security Symposium (USENIX Security 12). 2012. p. 101–112.
- 797 [32] Rizzo, L., Deri, L., Cardigliano, A.. 10 gbit/s line rate packet pro-
798 cessing using commodity hardware: Survey and new proposals. 2012.
- 799 [33] Salah, K., Hamawi, M.. Performance of ip-forwarding of linux hosts
800 with multiple network interfaces. *Journal of Network and Computer*
801 *Applications* 2013;36(1):452 – 465. doi:10.1016/j.jnca.2012.04.013.
- 802 [34] Schneider, F., Wallerich, J., Feldmann, A.. Packet capture in 10-
803 gigabit ethernet environments using contemporary commodity hard-
804 ware. In: *Proceedings of the 8th International Conference on Passive*
805 *and Active Network Measurement*. Berlin, Heidelberg: Springer-Verlag;
806 PAM'07; 2007. p. 207–217.
- 807 [35] Wu, W., DeMar, P.. Wirecap: A novel packet capture engine for
808 commodity nics in high-speed networks. In: *Proceedings of the 2014*
809 *Conference on Internet Measurement Conference*. New York, NY, USA:
810 ACM; IMC '14; 2014. p. 395–406. doi:10.1145/2663716.2663736.
- 811 [36] Zhang, J., Tang, J., Zhang, X., Ouyang, W., Wang, D.. A survey
812 of network traffic generation. In: *Third International Conference on*
813 *Cyberspace Technology (CCT 2015)*. 2015. p. 1–6. doi:10.1049/cp.
814 2015.0862.



Ching-hao Chang received B.S. degree in electrical engineering from National Chung Cheng University, Chiayi, Taiwan, in 2015 and the M.S. degree in computer science from National Chiao Tung University, Hsinchu, Taiwan, in 2017. He is currently a research assistant at Network Benchmarking Lab, Taiwan. His research interest includes design and implementation of high-speed networking, information security and blockchain technology.



Ying-Dar Lin received the Ph.D. degree in computer science from the University of California at Los Angeles (UCLA), Los Angeles, CA, USA, in 1993. He is a Distinguished Professor of computer science at National Chiao Tung University (NCTU), Taiwan. He was a visiting scholar at Cisco Systems in San Jose, California, during 2007–2008. Since 2002, he has been the founder and director of Network Benchmarking Lab (NBL, www.nbl.org.tw), which reviews network products with real traffic and has been an approved test lab of the Open Networking Foundation (ONF) since July 2014. He also cofounded L7 Networks Inc. in 2002, which was later acquired by D-Link Corp. His research interests include network security and wireless communications. His work on multihop cellular was the first along this line, and has been cited over 750 times and standardized into IEEE 802.11s, IEEE 802.15.5, IEEE 802.16j, and 3GPP LTE-Advanced. He is also an IEEE Fellow (class of 2013), IEEE Distinguished Lecturer (2014–2017), and an ONF Research Associate. He currently serves on the editorial boards of several IEEE journals and magazines. He published a textbook, *Computer Networks: An Open Source Approach* (www.mhhe.com/lin), with Ren-Hung Hwang and Fred Baker (McGraw-Hill, 2011).



Yu-Kuen Lai received the M.S. and Ph.D. degrees in electrical and computer engineering from North Carolina State University (NCSU) at Raleigh, NC, USA in 1997 and 2006, respectively. He is an Associate Professor with the Electrical Engineering Department, Chung-Yuan Christian University (CYCU), Chung-Li, Taiwan. From 1997 to 2002, he was a Senior ASIC Design Engineer with Delta Networks, Inc., and Applied Micro Circuit Corporation (AMCC) at Research Triangle Park, NC, USA. His research interests include network processor architecture, streaming data processing, network traffic analysis, FPGA systems design, and computer network security. Dr. Lai served as the Electronic

Communication Officer for the IEEE Taipei Section in 2015. He was the recipient of the CYCU Distinguished Teaching Award and CYCU Outstanding Teaching Award in 2011 and 2017, respectively.



Yuan-Cheng Lai received the Ph.D. degree in computer science from National Chiao Tung University, Hsinchu, Taiwan, in 1997. In August 1998, he joined the faculty of the Department of Computer Science and Information Science, National Cheng Kung University, Tainan, Taiwan. In August 2001, he joined the faculty of the Department of Information Management, National Taiwan University of Science and Technology (NTUST), Taipei, Taiwan, where he has been a Professor since February 2008. His research interests include performance analysis, protocol design, wireless networks, and web-based applications.